










































































































unsigned char hensuu［16］; /*変数の有無*/
unsigned char g_edasuu; /*ゲートの枝数*/
unsigned char v_edasuu; /*変数の枝数*/
}nanda［4000］;






















































































































































































































































































































































































Development of Educational Software for Designing Logic
Circuit using NAND Gates
Tetsuya Fujita, Tsuneo Josho, Mamoru Takamatsu, Yosio Nakajima
We have developed the application software for designing logic circuit using only NAND gates. With
reinforced user interface, it provides a simple way of designing a circuit by operating a pointing device.
Also, an output timing simulation for the purpose of verification, considering delay, enables a more
practical logic circuit design.
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